174/281 (A1072)

### DYNAMICALLY ADJUSTABLE SIGNAL DETECTOR

### Background of the Invention

10

- [0001] This invention relates to signal detectors.

  More particularly, this invention relates to providing dynamically adjustable signal detectors for programmable logic resources.
- [0002] Programmable logic resource technology is well known for its ability to allow a common hardware design (embodied in an integrated circuit) to be programmed to meet the needs of many different applications. Known examples of programmable logic resource technology include programmable logic devices (PLDs), complex programmable logic devices (CPLDs), and
- 15 [0003] Programmable logic resources typically include large numbers of regions of programmable logic and other resources such as memory, input/output circuits, etc., that are selectively interconnectable via programmable interconnection resources on the programmable logic resources. For example, each region of programmable logic on a programmable logic resource may be programmable to perform any of several relatively simple logic functions on several input

field programmable gate arrays (FPGAs).

signals applied to that region in order to produce one or more output signals indicative of the result of performing the selected logic function(s) on the input signals. The interconnection resources are programmable to convey signals to, from, and between the logic regions in any of a wide variety of patterns or configurations.

5

[0004] Programmable logic resources can be designed to support multiple signaling protocols. 10 signaling protocols vary with respect to such parameters as clock signal frequency, header configuration, packet size, data word length, number of parallel channels, etc. Such signaling protocols can include, for example, (1) industry-standard forms such as XAUI, InfiniBand (IB), Fibre Channel (FC), Gigabit 15 Ethernet, Packet Over SONET or POS-5, Serial RapidIO, etc., and (2) any of a wide range of non-industrystandard or "custom" forms that particular users devise for their own uses. Such custom protocols often have at least some features similar to industry-standard 20 protocols, but deviate from industry standards in other respects.

[0005] Differential signaling circuitry is often used to provide interconnection paths between

25 transmitters and receivers in programmable logic resources. A transmitter includes a differential driver circuit for converting a single input signal to a pair of differential signals. Two conductors are used to convey the differential signals from the driver circuit to a receiver. The receiver includes a differential receiver circuit for converting the pair of differential signals back to a single signal for output to digital circuitry or analog circuitry.

[0006] A signal detector is often used in the differential receiver circuit to determine whether the differential signals being received from the transmitter are valid. To determine the validity of a differential signal, a differential input voltage (VID) is computed and compared to a minimum differential voltage (VMIN). The differential input voltage is a difference between the positive terminal and the negative terminal of the differential signal. The minimum differential voltage is a fixed value generally associated with a given signaling protocol. The differential signal is valid when the differential input voltage is greater than or equal to the minimum differential voltage (e.g., VID > VMIN).

5

10

Because known signal detectors are designed 15 [0007] to operate for a given signaling protocol, a signal detector cannot be changed in order to support a different signaling protocol. Furthermore, changes can occur in the link between the transmitter and the receiver that can result in the minimum differential 20 voltage being less effective in determining whether a differential signal is valid. Such changes, which can be due to component aging or environmental conditions (e.g., changes in temperature or voltage), can be classified as minor or serious. A minor change to the 25 link can cause the differential input voltage to no longer meets the minimum differential voltage. However, the receiver may be able to tolerate a smaller minimum differential voltage while continuing to allow 30 the system to operate reliably. A major change to the link can cause the differential input voltage to change too often or can cause the minimum differential voltage to be too small to be effective in determining whether a differential signal is valid.

[0008] In view of the foregoing, it would be desirable to provide a dynamically adjustable signal detector that supports different signaling protocols and adapts to changes in the link between the transmitter and receiver.

## Summary of the Invention

5

In accordance with the invention, a [0009] 10 dynamically adjustable signal detector is provided on a programmable logic resource. The signal detector can be dynamically adjustable with one or more different threshold settings including, for example, differential voltage, peak power, average power, or other suitable 15 The threshold settings can be used to signal settings. when the differential signal being received from the transmitter is valid. The value for a selected threshold setting (e.g., minimum threshold value, maximum threshold value, threshold range) can also be 20 The threshold settings and the dynamically adjustable. value for a selected threshold setting can be set using control signals that are set by programmable logic resource circuitry, by soft intellectual property programmed into a programmable logic resource, by a 25 processor, by circuitry external to a programmable logic resource, or by user input. The threshold settings and the value for a selected threshold setting can be changed in response to detecting a change in the signaling protocol, in response to detecting a change 30 in the link between the transmitter and receiver, in response to detecting any other suitable event, or at any other suitable time.

In one embodiment, the threshold setting in the signal detector can include a minimum differential The signal decector can incrude a minimum differential input voltage (Vm) that voltage (Vm). is greater than or equal to the minimum differential Voltage is indicative of a valid signal, which can be volcage is indicative of a vallu signal (e.g., logic 1) as the shown by sending a live of a vallu signal (e.g., logic 1) as the output. the minimum differential voltage is indicative of an invalid signal, which can be shown by sending a ralse In another embodiment, the threshold settings signal (e.g., logic 0) as the output. 5 in the signal detector can include a minimum differential voltage (Vmm) and one or more predetermined time periods. The signal detector initially outputs a 'True' signal only after the differential input voltage is greater than or equal to the minimum differential voltage for a predetermined [0011] 10 time period. realse' signal only after the differential input voltage is less than the minimum differential voltage In yet another embodiment, the threshold 15 settings in the signal detector can include a minimum differential voltage (Vwin on) and a maximum differential for a predetermined time period. Voltage (VMX OFF) (e.g., Where VMIN ON > VMXX OFF). differential input voltage that is greater than or equal to the minimum differential voltage is indicative of a valid signal. 20 [0012] a valid signal, which can be shown by sending a 'True' signal (e.g., logic 1) as the output, seeming a signal (e.g., signal the differential signal the differential signal the differential the differential the output, signal the differential signal the differential signal remains valid as long as the differential input voltage is greater than the maximum differential 25 Voltage. 30

than or equal to the maximum differential voltage is indicative of an invalid signal. Once the signal detector indicates an invalid signal, which can be shown by sending a 'False' signal (e.g., logic 0) as the output, the differential signal remains invalid as long as the differential input voltage is less than the minimum differential voltage.

5

In a further embodiment, the threshold [0013] settings in the signal detector can include a minimum differential voltage (VMIN\_ON), a maximum differential 10 voltage (VMAX\_OFF), and one or more predetermined time The signal detector initially outputs a periods. 'True' signal only after the differential input voltage is greater than or equal to the minimum differential voltage for a predetermined time period, and continues 15 to output the 'True' signal as long as the differential input voltage is greater than the maximum differential The signal detector initially outputs a 'False' signal only after the differential input voltage is less than or equal to the maximum 20 differential voltage for a predetermined time period, and continues to output the 'False' signal as long as the differential input voltage is less than the minimum differential voltage.

25 [0014] The output of the signal detector is sent as input to analog circuitry or digital circuitry. Upon receiving an input signal indicative of valid data, the analog circuitry or digital circuitry can be designed to receive and process data. Upon receiving an input signal indicative of invalid data, the analog circuitry or digital circuitry can be designed to reset the circuitry, to change to a different mode of operation,

or to wait until a valid signal is detected before receiving and processing data.

# Brief Description of the Drawings

[0015] The above and other objects and advantages of the invention will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters refer to like parts throughout, and in which:

[0016] FIG. 1 is a simplified block diagram of illustrative differential signaling circuitry in accordance with an embodiment of the invention; [0017] FIGS. 2A-B are simplified block diagrams of differential receiver circuits in accordance with

[0018] FIGS. 3A-B and 4A-B are diagrams of the output of a signal detector in accordance with different embodiments of the invention;

different embodiments of the invention;

[0019] FIGS. 5A-B, 6A-B, and 7-8 are flow diagrams of illustrative processes for a signal detector in accordance with different embodiments of the invention; and

[0020] FIG. 9 is a simplified schematic block diagram of an illustrative system employing a programmable logic resource in accordance with the invention.

### Detailed Description

15

20

25

[0021] FIG. 1 shows illustrative differential signaling circuitry 100 which may be on a same integrated circuit or on portions of separate integrated circuits or circuit assemblies. On the

transmitter side, a signal source 102, which can be any suitable signal source, produces a signal 104 that is applied to a differential driver circuit 106. Circuit 106 converts signal 104 from a single-conductor 5 form to a differential form using two conductors that make up signals 108. Circuit 106 can include a preemphasis circuit and a transmitter signal detector, which can both be dynamically adjustable. emphasis circuit applies a filtering technique to boost 10 the high frequency components of input signal 104. Signals that are transmitted from a transmitter to a receiver often go through attenuation, with higher frequency signals having greater attenuation. preserve the validity of signals by the time the signals reach the receiver, the signals often go 15 through a pre-emphasis circuit at the transmitter to amplify the high frequency components of the signals. A transmitter signal detector determines when a differential signal is suitable for transmission to a 20 receiver. The differential signal can be compared to a threshold setting which can be indicative of whether the differential signal is valid for output as signals 108.

[0022] Signals 108 are transmitted to the receiver side which includes a differential receiver circuit 110. Circuit 110 converts signals 108 from a differential form back to a single-conductor form as signal 112. Circuit 110 can also include an equalization circuit and a receiver signal detector, which can both be dynamically adjustable. An equalization circuit, similar to the pre-emphasis circuit, boosts high frequency components of signals 108 to account for attenuation occurring during

the transmission. A receiver signal detector, similar to a transmitter signal detector, and which is described in more detail below, determines when a valid signal has been received from the transmitter.

destination 114 which can include, for example, digital circuitry or analog circuitry. Upon receiving an input signal indicative of valid data, the analog circuitry or digital circuitry can receive as input the valid data for processing. Upon receiving an input signal indicative of invalid data, the analog circuitry or the digital circuitry can be designed to reset the circuitry, to change to a different mode of operation, or to wait until a valid signal is detected before trying to accept and process data.

[0024] In one embodiment, the severity of signal 112 can be determined and used to characterize a given threshold setting. For example, the circuitry can include an algorithm for detecting an invalid signal and determining how far signal 112 is from the value for a given threshold setting. Alternatively or additionally, signal 112 can be used to determine and set a new value for a given threshold setting. The new value can be a minimum value in which an acceptable differential input voltage can still be obtained.

20

25

30

[0025] In another embodiment, for example, the analog circuitry can be clock data recovery (CDR) circuitry. The CDR circuitry receives as input a CDR data signal that includes data information and a clock signal for the data information embedded in the data information. The CDR circuitry uses a reference clock signal, which has a known frequency relationship to the clock frequency of the CDR data signal, and the CDR

data signal to recover the embedded clock signal and the data information from the CDR data signal. circuitry processes data in one of two modes of operation: reference clock mode and data mode. reference clock mode, the CDR circuitry uses the reference clock signal to train the voltage controlled oscillator (VCO) frequency to produce a recovered clock that is similar in frequency (e.g., within 100 parts per million (PPM)) to the clock signal embedded in the CDR data signal. During data mode, the CDR circuitry 10 uses the data transitions of the CDR data signal to change the phase and frequency of the recovered clock to align to the optimal sampling point with respect to the data information in the CDR data signal. When the CDR circuitry receives a signal from circuitry 110 15 indicative of valid data, the CDR circuitry may be directed to process data in data mode. However, when the CDR circuitry receives a signal from circuitry 110 indicative of invalid data, the CDR circuitry may be directed to return to processing in reference clock 20 mode.

[0026] FIG. 2A shows one embodiment of a simplified block diagram of a differential receiver circuit 200 (e.g., circuit 110 in FIG. 1). Circuit 200 includes a signal detector circuit 202 and control circuitry 206. Circuit 202, which receives as input signals 108, determines whether a valid input is being received from a differential driver circuit. If valid input is being received, circuit 202 sends a 'True' signal (e.g., logic 1) as the output signal 112. If invalid input is being received, circuit 202 sends a 'False' signal (e.g., logic 0) as the output signal 112. Circuit 202 can be dynamically adjustable with one or more

25

30

different threshold settings to determine when signals 108 are valid. include, The Value for a selected of settings of settings average power, or other suitable setting or threshold setting (e.g., minimum threshold value, maximum threshold value, threshold range) can also be In one embodiment, circuit 202 can be set with a minimum differential voltage (VMM). can compute a differential input voltage (VD) of input dynamically adjustable. signals 108 by taking the difference between the 5 positive terminal and the negative terminal of input signals 108 and comparing the differential input Voltage to the minimum differential voltage. signals 108 are determined to be valid when the differential input voltage is greater than or equal to 10 the minimum differential voltage (i.e., Vn 2 Vmn). Input signals 108 are determined to be invalid when the differential input voltage is less than the minimum differential voltage (i.e. | Vm & Vmm). Because the differential input voltage and the minimum differential 15 voltage can have positive and/or negative values, the absolute value of the differential input voltage and the threshold settings are used in performing the comparison. Voltage and the threshold settings are described 20 In another embodiment, circuit 202 can be set primarily herein as having positive values. with a minimum differential voltage (VMN) and one or nure prevent inadvertently triggering an incorrect circuit 202 from inadvertently more predetermined time periods. To prevent 25 output due to a glitch or other problem, circuit 202 30

may be set to send a change in the output (e.g., from a 'True' signal to a 'False' signal or from a 'False' signal to a 'True' signal) only after a predetermined time period in which the change in output is detected. For example, input signals 108 can be determined to be valid only after the differential input voltage is greater than or equal to the minimum differential voltage (i.e., V<sub>ID</sub> > V<sub>MIN</sub>) for at least a predetermined time period. Input signals 108 can be determined to be invalid only after the differential input voltage is less than the minimum differential voltage (i.e.,  $V_{\text{ID}}$  < VMIN) for at least a predetermined time period. predetermined time period to measure the valid signal and the invalid signal can be the same time period or different time periods, which can further be dynamically adjustable.

10

15

[0029] In yet another embodiment, circuit 202 can be programmed with a minimum differential voltage (VMIN ON) and a maximum differential voltage (VMAX\_OFF) (e.g., where Vmin on > Vmax off), which can be used to prevent circuit 202 20 from inadvertently triggering an incorrect output. Circuit 202 can compute a differential input voltage of input signals 108 and compare the differential input voltage to the minimum differential voltage and the maximum differential voltage. Input signals 108 are 25 initially determined to be valid when the differential input voltage is greater than or equal to the minimum differential voltage (i.e., VID > VMIN\_ON). After input signals 108 are initially determined to be valid, input signals 108 continue to be valid as long as the 30 differential input voltage is greater than the maximum differential voltage (i.e., VID > VMAX OFF). signals 108 are initially determined to be invalid when

the differential input voltage is less than or equal to the maximum differential voltage (i.e., VID < VMAX\_OFF). After input signals 108 are initially determined to be invalid, input signals 108 continue to be invalid as 5 long as the differential input voltage is less than the minimum differential voltage (i.e., VID < VMIN ON). [0030] In a further embodiment, circuit 202 can be set with a minimum differential voltage (VMIN ON), a maximum differential voltage (VMAX\_OFF), and one or more predetermined time periods. Input signals 108 can 10 initially be determined to be valid only after the differential input voltage is greater than or equal to the minimum differential voltage (i.e.,  $V_{ID} > V_{MIN\_ON}$ ) for at least a predetermined time period. After input 15 signals 108 are initially determined to be valid, input signals 108 continue to be valid as long as the differential input voltage is greater than the maximum differential voltage (i.e., VID > VMAX OFF). signals 108 can initially be determined to be invalid 20 only after the differential input voltage is less than or equal to the maximum differential voltage (i.e.,  $V_{ ext{\tiny ID}}$ < VMAX\_OFF) for at least a predetermined time period. predetermined time period to measure the valid signal and the invalid signal can be the same time period or 25 different time periods, which can further be dynamically adjustable. After input signals 108 are initially determined to be invalid, input signals 108 continue to be invalid as long as the differential input voltage is less than the minimum differential 30 voltage (i.e., VID < VMIN\_ON). [0031] Control circuitry 206, which receives as

[0031] Control circuitry 206, which receives as input control signals 204, can dynamically adjust circuit 202 with new threshold settings and a new value

for a selected threshold setting via path 208. Control signals 204 may be set by programmable logic resource circuitry, by soft intellectual property programmed into a programmable logic resource, by a processor, by 5 circuitry external to a programmable logic resource, or by user input. Controls signals 204 may be set at any suitable time or in response to any suitable condition. For example, the programmable logic resource circuitry, the soft intellectual property, or the external 10 circuitry may be programmed to set control signals 204 to certain logic values in response to detecting predetermined conditions. Such conditions can include, for example, a change in signaling protocol, system component aging, environmental conditions (e.g., 15 changes in temperature or voltage), a change in the link between the transmitter and receiver, a predetermined time period in which circuit 202 has not detected a valid signal, or other suitable conditions. [0032] Control signals 204 can include signals to 20 select or change the threshold settings, and signals to select or change the value of a selected threshold setting. In one embodiment, control signals 204 can include logic corresponding to particular threshold settings and a particular value for a selected 25 threshold setting. In this embodiment, control circuitry 206 can include a lookup table that correlates the logic of control signals 204 to particular threshold settings and a value for a selected threshold setting. The contents of the lookup 30 table are then sent as output 208 to circuit 202. [0033] As an illustration, in one embodiment, if signal detector circuit 202 is programmed to determine whether input signals 108 are valid based on a minimum

differential voltage and a maximum differential voltage, control signals 204 can include any suitable number of bits needed to index a number of different threshold setting values. If four signaling protocols are supported, control signals 204 can include two bits  $(e.g., 2^2 = 4)$ , whose different combinations each correspond to the threshold setting values associated with a given signaling protocol as shown in the following lookup table:

10

15

20

25

5

Signals 202	<b>V</b> міи_ои	Vmax_off
Bits [1:0]	(mV)	(mV)
01	640	590
11	std1_on	std1_off
00	std2_on	std2_off
10	std3_on	std3_off

For example, control signals 204, whose values are set to binary "01," can correspond to the 10 Gigabit Ethernet XAUI signaling protocol, which can have a minimum differential voltage set to 640 millivolts (mV) and a maximum differential voltage set to 590 mV. Other values can correspond to threshold setting values for other signaling protocols. Any suitable number of signaling protocols can be supported, which may require fewer or additional control signals 204, and the same or different threshold setting values in the lookup table. Additionally or alternatively, the lookup table can also be used to set threshold setting values based on certain conditions that may be selected using control signals 204.

[0034] In another embodiment, control signals 204 can include signals that correspond to particular

threshold settings. For example, each signal can be associated with one threshold condition such that when a given signal or signals are set to logic 1, control circuitry 206 directs circuit 202 to be set with the selected signal or signals. Control signals 204 can also be used to set particular values for the selected threshold settings.

5

In yet another embodiment, control [0035] signals 204 can include signals used to change the threshold settings by scrolling through a list of 10 threshold settings. For example, a first signal can be used to scroll up a list (e.g., when the first signal is set to logic 1) while a second signal can be used to scroll down a list (e.g., when the second signal is set 15 to logic 1). Control signals 204 can also include signals that can be used to increase or decrease the values for a selected threshold setting by a predetermined amount. For example, a first signal can be used to increment the value of a selected threshold 20 setting by a predetermined amount (e.g., when the first signal is set to logic 1) while a second signal can be used to decrement the value of a selected threshold setting by a predetermined amount (e.g., when the second signal is set to logic 1). The predetermined amount used to increment or decrement the value of the 25 selected threshold setting can be the same or different, and can be fixed or dynamically adjustable. Control signals 204 can be sent to control circuitry 206 using any other suitable approach or 30 combination of approaches.

[0036] In another embodiment, rather than signals 108 being directly input to signal detector circuit 202, signals 108 can be sent to other circuitry

5

10

15

20

25

prior to being sent as input to a signal detector circuit as shown in FIG. 2B. Differential receiver circuit 250 (e.g., circuit 110 in FIG. 1) includes a unity gain circuit 252 that receives input signals 108. Unity gain circuit 252 outputs signals 254 having a similar differential input voltage as input signals 108, and may be used to set input signals 108 at a more desirable direct current (DC) voltage level or common mode voltage level. Signals 254 are sent as input to an equalization circuit 256 that boosts high frequency components of signals 254 to account for attenuation of input signals 108 occurring during transmission to circuit 250. The output 258 of equalization circuit 256 is sent as input to a high gain circuit 260 and a signal detector circuit 202. High gain circuit 260 restores the amplitude of signals 258 and outputs a signal 262 that can be sent to signal destination 114. Signal detector circuit 202 and control circuitry 206 are similar to that described in connection with FIG. 2A. Signal detector circuit 202 can also determine the effectiveness of equalization circuit 256 and can dynamically adjust equalization circuit 256 to meet a minimum value for a given threshold setting. Alternatively, rather than having unity gain circuit 252 receive input signals 108, input signals 108 can be directly input to equalization circuit 256. In another embodiment, input signals 108 can be input to a high gain circuit, or any other suitable circuit or combination of circuits. FIG. 3A is a diagram 300 of a differential

input voltage (V<sub>ID</sub>) signal and an output signal 302 of a signal detector circuit (e.g., signal 112 from circuit 202). The threshold setting includes a minimum

differential voltage (VMIN). At reference 304, the differential input voltage is greater than the minimum differential voltage so signal 302 is set to logic 1. While the differential input voltage continues to be greater than the minimum differential voltage, 5 signal 302 continues to output a logic 1. At reference 306, the differential input voltage becomes less than the minimum differential voltage so signal 302 transitions from logic 1 to logic 0. 10 the differential input voltage remains less than the minimum differential voltage, signal 302 continues to output a logic 0. At references 308 and 312, the differential input voltage becomes greater than the minimum differential voltage so signal 302 transitions 15 from logic 0 back to logic 1. At references 310 and 314, the differential input voltage becomes less than the minimum differential voltage so signal 302 transitions from logic 1 back to logic 0. [0038] FIG. 3B is a diagram 350 of a differential 20 input voltage (VID) signal and an output signal 352 of a signal detector circuit (e.g., signal 112 from circuit 202). The threshold setting includes a minimum differential voltage (VMIN) and predetermined time periods 380 and 390. Predetermined time periods 380 25 can be the same or different. At reference 354, the differential input voltage initially becomes greater than the minimum differential voltage. After the predetermined time period 380 during which the differential input voltage continues to be greater than 30 the minimum differential voltage, at reference 356, signal 352 is set to logic 1. While the differential input voltage remains greater than the minimum differential voltage, signal 352 continues to output a

logic 1. At reference 358, the differential input voltage becomes less than the minimum differential voltage. After the predetermined time period 390 during which the differential input voltage continues to be less than the minimum differential voltage, at reference 360, signal 352 transitions from logic 1 to logic 0. While the differential input voltage remains less than the minimum differential voltage, signal 352 continues to output a logic 0.

5

- At reference 362, the differential input 10 voltage becomes greater than the minimum differential voltage. Within the predetermined time period 380, the differential input voltage becomes less than the minimum differential voltage at reference 364, so 15 signal 352 continues to output a logic 0. Within the predetermined time period 390, the differential input voltage becomes greater than the minimum differential voltage at reference 366, so signal 352 continues to output a logic 0. After the predetermined time 20 period 380 during which the differential input voltage continues to be greater than the minimum differential voltage, at reference 368, signal 352 transitions from logic 0 back to logic 1. At reference 370, the differential input voltage becomes less than the 25 minimum differential voltage. After the predetermined time period 390 during which the differential input voltage continues to be less than the minimum differential voltage, at reference 372, signal 352 transitions from logic 1 back to logic 0.
- [0040] FIG. 4A is a diagram 400 of the differential input voltage ( $V_{\text{ID}}$ ) and an output signal 402 of a signal detector circuit (e.g., signal 112 from circuit 200). The threshold settings include a minimum differential

voltage (VMIN\_ON) and a maximum differential voltage (VMAX\_OFF). At reference 404, the differential input voltage becomes greater than the minimum differential voltage so signal 402 is set to logic 1. While the differential input voltage continues to be greater than the maximum differential voltage, signal 402 continues to output a logic 1. At reference 406, the differential input voltage becomes less than the maximum differential voltage so signal 402 transitions from logic 1 to logic 0. While the differential input 10 voltage remains less than the minimum differential voltage, signal 402 continues to output a logic 0. reference 408, the differential input voltage becomes greater than the minimum differential voltage so signal 402 transitions from logic 0 back to logic 1. 15 At reference 410, the differential input voltage becomes less than the maximum differential voltage so signal 402 transitions from logic 1 back to logic 0. FIG. 4B is a diagram 450 of the differential input voltage (V<sub>ID</sub>) and an output signal 452 of a signal 20 detector circuit (e.g., signal 112 from circuit 202). The threshold settings include a minimum differential voltage (Vmin\_on), a maximum differential voltage (Vmax\_off), and predetermined time periods 480 and 490. Predetermined time periods 480 and 490 can be the same 25 or different. At reference 454, the differential input voltage becomes greater than minimum differential voltage. After the predetermined time period 480 during which the differential input voltage continues to be greater than the minimum differential voltage, at 30 reference 456, signal 452 is set to logic 1. While the differential input voltage remains greater than the maximum differential voltage, signal 452 continues to

At reference 458, the differential differential voltage. After the predetermined time input voltage becomes less than the maximum period 490 during which the differential input voltage continues to be less than the maximum differential output a logic 1. Voltage, at reference 460, signal 452 transitions from Vorcage, at reference town while the differential input logic 1 back to logic 0. Voltage remains less than the minimum differential Voltage, signal 452 continues to output a logic 0. At reference 462, the differential input voltage becomes greater than the minimum differential Voltage. Within the predetermined time period 480, the 5 differential input voltage becomes less than the minimum differential voltage at reference 464, 50 signal 452 continues to output a logic 0. At reference 466, the differential input voltage again [0042] becomes greater than the minimum differential voltage. 10 After the predetermined time period 480 during which the differential input voltage continues to be greater Teference 468 than the minimum differential voltage, at to logic 1. 15 voltage becomes less than the maximum differential Voltage. during which the differential input voltage continues to be less than the maximum differential voltage, at Teference 472. 20 FIG. 5A is a flow diagram of an illustrative process 500 for a signal detector in accordance with one embodiment of the invention (e.g., process 500 correlates with FIG. 3A). step 502. 25 to logic 0. 30

the differential input voltage is greater than or equal to the minimum differential voltage. If the differential input voltage is greater than or equal to the minimum differential voltage, process 500 moves to step 506 where the output is set to logic 1 (e.g., 5 signal 112 is set to logic 1). At step 508, process 500 determines whether the differential input voltage is still greater than or equal to the minimum differential voltage. If the differential input voltage is greater than or equal to the minimum 10 differential voltage, process 500 returns to step 506. If the differential input voltage is less than the minimum differential voltage at step 504 or step 508, process 500 moves to step 510 where the output is set to logic 0 (e.g., signal 112 is set to 15 logic 0). At step 512, process 500 determines whether the differential input voltage is still less than the minimum differential voltage. If the differential input voltage is less than the minimum differential voltage, process 500 returns to step 510. 20 differential input voltage is greater than or equal to the minimum differential voltage, process 500 returns to step 506.

process 550 of a signal detector in accordance with another embodiment of the invention (e.g., process 550 correlates with FIG. 3B). Process 550 begins at step 552. At step 554, process 550 determines whether the differential input voltage is greater than or equal to the minimum differential voltage. If the differential input voltage is greater than or equal to the minimum differential voltage, process 550 moves to step 556 where a timer (T) is reset and initiated. At

step 558, process 550 determines whether the differential input voltage is still greater than or equal to the minimum differential voltage. differential input voltage is greater than or equal to 5 the minimum differential voltage, process 550 moves to step 560 where the process determines whether the timer is greater than or equal to a predetermined time period (e.g., Tmin on). If the timer is greater than or equal to a predetermined time period, process 550 moves to 10 step 562 where the output is set to logic 1. timer is less than the predetermined time period, process 550 returns to step 558. After step 562, process 550 moves to step 564 where the process determines whether the differential input voltage is 15 greater than or equal to the minimum differential voltage. If the differential input voltage is greater than or equal to the minimum differential voltage, process 550 returns to step 562.

than the minimum differential input voltage is less than the minimum differential voltage at step 554, step 558, or step 564, process 550 moves to step 566 where the timer (T) is reset and initiated. At step 568, process 550 determines whether the differential input voltage is still less than the minimum differential voltage. If the differential input voltage is less than the minimum differential voltage, process 550 moves to step 570 where the process determines whether the timer is greater than or equal to a predetermined time period (e.g., TMIN\_OFF). If the differential input voltage is greater than or equal to the minimum differential voltage, process 550 returns to step 556. If the timer is greater than or equal to the predetermined time period at step 570,

20

25

30

process 550 moves to step 572 where the output is set to logic 0. If the timer is less than the predetermined time period at step 570, process 550 returns to step 568. After step 572, process 550 moves 5 to step 574 where the process determines whether the differential input voltage is less than the minimum differential voltage. If the differential input voltage is less than the minimum differential voltage, process 550 returns to step 572. If the differential 10 input voltage is greater than or equal to the minimum differential voltage, process 550 returns to step 556. [0047] FIG. 6A is a flow diagram of an illustrative process 600 for a signal detector in accordance with yet another embodiment of the invention (e.g., 15 process 600 correlates with FIG. 4A). Process 600 begins at step 602. At step 604, process 600 determines whether the differential input voltage is greater than or equal to the minimum differential voltage. If the differential input voltage is greater 20 than or equal to the minimum differential voltage, process 600 moves to step 606 where the output is set to logic 1. At step 608, process 600 determines whether the differential input voltage is greater than the maximum differential voltage. If the differential 25 input voltage is greater than the maximum differential voltage, process 600 returns to step 606. If the differential input voltage is less than the minimum differential voltage at step 604, process 600 moves to step 610 where the process 30 determines whether the differential input voltage is less than or equal to the maximum differential voltage. If the differential input voltage is less than or equal to the maximum differential voltage at step 610 or

step 608, process 600 moves to step 612 where the output is set to logic 0. If the differential input voltage is greater than the maximum differential voltage at step 610, process 600 returns to step 604.

After step 612, process 600 then moves to step 614 where the process determines whether the differential input voltage is less than the minimum differential voltage. If the differential input voltage is less than the minimum differential voltage, process 600

10

15

20

25

returns to step 612. If the differential input voltage is greater than or equal to the minimum differential voltage, process 600 returns to step 606.

[0049] FIG. 6B is a flow diagram of an illustrative process 650 of a signal detector in accordance with a further embodiment of the invention (e.g., process 650 correlates with FIG. 4B). Process 650 begins at step 652. At step 654, process 650 determines whether the differential input voltage is greater than or equal to the minimum differential voltage. If the differential input voltage is greater than or equal to

the minimum differential voltage, process 650 moves to step 656 where a timer (T) is reset and initiated. At step 658, process 650 determines whether the differential input voltage is still greater than or equal to the minimum differential voltage. If the differential input voltage is still greater than or equal to the minimum differential voltage, process 650 moves to step 660 where the process determines whether

the timer is greater than or equal to a predetermined

time period (e.g., TMIN\_ON). If the timer is greater than
or equal to a predetermined time period, process 650
moves to step 662 where the output is set to logic 1.

If the timer is less than the predetermined time

period, process 650 returns to step 658. After step 662, process 650 moves to step 664 where the process determines whether the differential input voltage is greater than the maximum differential voltage. If the differential input voltage is greater than the maximum differential voltage, process 650 returns to step 662.

5

[0050] If the differential input voltage is less than the minimum differential voltage at step 654 or 10 step 658, process 650 moves to step 666 where the process determines whether the differential input voltage is less than or equal to the maximum differential voltage. If the differential input voltage is less than or equal to the maximum 15 differential voltage at step 666 or step 664, process 650 moves to step 668 where the timer (T) is reset and initiated. If the differential input voltage is greater than the maximum differential voltage at step 666, process 650 returns to step 654. After 20 step 668, process 650 moves to step 670 where the process determines whether the differential input voltage is still less than or equal to the maximum differential voltage. If the differential input voltage is still less than or equal to the maximum differential voltage, process 650 moves to step 672 25 where the process determines whether the timer is greater than or equal to a predetermined time period (e.g., TMAX\_OFF). If the differential input voltage is greater than the maximum differential voltage at 30 step 670, process 650 returns to step 654. timer is greater than or equal to the predetermined time period at step 672, process 650 moves to step 674 where the output is set to logic 0. If the timer is

less than the predetermined time period at step 672, process 650 returns to step 670. After step 674, process 650 moves to step 676 where the process determines whether the differential input voltage is less than the minimum differential voltage. If the differential input voltage is less than the minimum differential voltage, process 650 returns to step 674. If the differential input voltage is greater than or equal to the minimum differential voltage, process 650 returns to step 656.

5

10

25

30

FIG. 7 is a flow diagram of an illustrative process 700 for a signal detector in accordance with yet another embodiment of the invention. Process 700 begins at step 702. At step 704, process 700 15 determines whether new threshold settings are detected. New threshold settings can include, for example, differential voltage, peak power, average power, and any other suitable setting or combination of settings. Alternatively or additionally, new threshold settings 20 can include a change in value of a selected threshold setting such as, for example, a new value, an increment or decrement in value, or other suitable value. threshold settings are detected, process 700 moves to step 706 where the new threshold settings are set as

[0052] If new threshold settings are not detected at step 704 or after the new threshold settings are set as the current threshold settings at step 706, process 700 moves to step 708 where the process receives an input signal (e.g., signals 108 from circuit 106). At step 710, process 700 determines whether the input signal meets the current threshold settings (e.g., the differential input voltage is greater than or equal to

the current threshold settings.

a minimum differential voltage, the differential input voltage is less than or equal to a maximum differential voltage). If the current threshold settings are met, process 700 moves to step 712 where the output is set accordingly (e.g., output signal 112 transitions between logic 0 and logic 1). If the current threshold settings are not met at step 710 or after step 712, process 700 returns to step 704.

5

FIG. 8 is a flow diagram of an illustrative [0053] 10 process 800 for a programmable signal detector in accordance with a further embodiment of the invention. Process 800 begins at step 802. At step 804, process 800 determines whether new threshold settings are detected. If new threshold settings are detected, process 800 moves to step 806 where the new threshold 15 settings are set as the current threshold settings. If new threshold settings are not detected at [0054] step 804 or after the new threshold settings are set as the current threshold settings at step 806, process 800 moves to step 808 where the process receives an input 20 At step 810, process 800 determines whether the input signal meets the current threshold settings. If the current threshold settings are met, process 800 moves to step 812 where a timer (T) is reset and initiated. If the current threshold settings are not 25 met, process 800 returns to step 804. After step 812, process 800 moves to step 814 where the process receives a new input signal and determines whether the new input signal meets the current threshold settings. 30 If the current threshold settings are met, process 800 moves to step 816 where the process determines whether

the timer is greater than or equal to a predetermined time period (e.g., Thereshold). If the current threshold

settings are not met, process 800 returns to step 804. If the timer is greater than or equal to the predetermined time period at step 816, process 800 moves to step 818 where the output is set accordingly (e.g., the output transitions between logic 0 and logic 1). If the timer is less than the predetermined time period, process 800 returns to step 814. After step 818, process 800 returns to step 804.

[0055] FIG. 9 illustrates a programmable logic resource 902 or multi-chip module 904 which includes embodiments of this invention in a data processing system 900. Data processing system 900 can include one or more of the following components: a processor 906, memory 908, I/O circuitry 910, and peripheral

15 devices 912. These components are coupled together by a system bus or other interconnections 920 and are populated on a circuit board 930 which is contained in an end-user system 940.

20

25

30

System 900 can be used in a wide variety of [0056] applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable or reprogrammable logic is desirable. Programmable logic resource/module 902/904 can be used to perform a variety of different logic functions. For example, programmable logic resource/module 902/904 can be configured as a processor or controller that works in cooperation with processor 906. Programmable logic resource/module 902/904 may also be used as an arbiter for arbitrating access to a shared resource in system 900. another example, programmable logic resource/module 902/904 can be configured as an interface between

5

10

15

20

25

processor 906 and one of the other components in system 900. It should be noted that system 900 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims. [0057] Various technologies can be used to implement programmable logic resources 902 or multi-chip modules 904 having the features of this invention, as well as the various components of those devices (e.g., programmable logic connectors ("PLCs") and programmable function control elements ("FCEs") that control the PLCs). For example, each PLC can be a relatively simple programmable connector such as a switch or a plurality of switches for connecting any one of several inputs to an output. Alternatively, each PLC can be a somewhat more complex element that is capable of performing logic (e.g., by logically combining several of its inputs) as well as making a connection. latter case, for example, each PLC can be a product term logic, implementing functions such as AND, NAND, OR, or NOR. Examples of components suitable for implementing PLCs include EPROMs, EEPROMs, pass transistors, transmission gates, antifuses, laser fuses, metal optional links, etc. PLCs and other circuit components may be controlled by various, programmable, function control elements ("FCEs"). For example, FCEs can be SRAMS, DRAMS, magnetic RAMS, ferro-electric RAMS, first-in first-out ("FIFO") memories, EPROMS, EEPROMs, function control registers, ferro-electric memories, fuses, antifuses, or the like.

30 From the various examples mentioned above it will be seen that this invention is applicable to both one-time-only programmable and reprogrammable resources.

[0058] Thus it is seen that a dynamically adjustable signal detector is provided that supports different signaling protocols and adapts to changes in the link between the transmitter and receiver. One skilled in the art will appreciate that the invention can be practiced by other than the prescribed embodiments, which are presented for purposes of illustration and not of limitation, and the invention is limited only by the claims which follow.

5